Hosted By
 
                      
 
 
 

Conference Day
May 4th

Tutorial
May 3rd

Location : Austin Crown Plaza Hotel (I35 & 290)

AGENDA
8:00 - 8:30 On Site Registration (coffee provided)
8:30 - 8:35 Welcomes and introductions
8:35 - 9:10 Key Note Address

Scott Hanson

Founder and CTO
Ambiq Micro

(Click on picture for bio)

 

Session 1
9:10 - 9:50 - Presentation 1 - Phil Nigh
(Global Foundries)
                 
Title -
Multi-Chip Packaging Test Challenges
9:50 - 10:30 - Presentation 2 - Tom Ziaja (Oracle)
                 
Title - Memory Test and Repair
10:30 - 11:00     B R E A K
11:00 – 12:15 – Presentation 3 - Technology Spotlights
                  Mentor Graphics - 20 min             
                  Optimal - 20 min  
   
                  SiliconAid - 20 min


12:15 - 1:35    LUNCH - Free lunch

Session 2
1:35 – 2:15 - Presentation 4 - Stephen Sunter (MGC)
                 
Title - ISO 26262 (Automotive Safety)
2:15 – 2:55 - Presentation 5 - David Whetstone (Goepel)
                 
Title - Functional vs JTAG Testing
2:55 - 3:30     B R E A K
Session 3
3:30 – 4:10 - Presentation 6 -Prof. D.Walker  (A&M)
                 
Title - Supply Noise Control During Delay Testing
4:10 – 4:50 - Presentation 7 - Teresa McLaurin (ARM
                 
Title - DFT Solutions - ARM
MaliTM -Mimir GPU"
5:00 - 6:00 - Panel Discussion Referee: Jim Johnson
5:00 - 6:00   Happy Hour during Panel

Location : Holiday Inn Mid-Town (6000 Middle Fiskville Rd - a few miles from Crowne Plaza)

High-Speed SerDes I/O Testing

Teacher - Thecla Chomicz (NXP)

Testing large analog subsystems within even larger digital SoCs requires an integrated Design for Test and Test Engineering approach from day one. This presentation will identify how to align the overall test strategy to various expectations of “test” across multiple disciplines. These expectations include testing for manufacturing anomalies, validating against industry specifications, reducing test costs and the ability to debug issues in Silicon. Once the various test expectations are defined, the analog sub-system is analyzed to expose critical components needed for test access and in-application observation. Lastly, a method that allows for quick turn test development targeting several different environments including simulation, production test and bench top testing will be discussed.

9:00 - 9:30am On site Registration (coffee provided)

  • Introductions and Agenda
  • Identify and Define What and How to test
LUNCH - Free lunch by SiliconAid
  • Analyzing System for Access
  • and Obs.
  • Design for Test Approach
  • Q&A

~4pm - Class ends

 

 

   

ฉ 2001-2017 SiliconAid Solutions Email Us